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Abstract : A detailed design of the phase Dependent Voltage Contrast technique (PDVC) 
that con be used for test and evaluation of 1C devices has been discussed The technique is easy to 
implement with a Scanning Electron Microscope (SEM) and operates on the principle that the 
detector current due to secondary electrons emiticd from a device under test (DUT) in a SEM can 
be modulated by a suitable signal applied to the substrate of the device Large Signal Integration 
(LSI) failure analysis is enhanced by image contrast of signal phases, and during LSI complex 
pulse sequencing, proper control of PDVC technique also has the capability to measure intemol 
propagation delays, which was formerly possible only with expensive electron beam blanking 
techniques.
Keywords : Phase dependent voltage contrast technique, SEM
PACS No. : 61.l6.Bg
1. Introduction
Voltage contrast as applied to SEM analysis is based on the following consideration : The 
collection of secondary electrons depends greatly on the existence of a net positive potential 
between the specimen and the Faraday cage of the Everhari-Thornley (E-T) detector [ 1 ]. If a 
potential is applied to regions of a specimen, the potential between the specimen and the 
collector i$ altered, thus changing the collection efficiency. Therefore, although equal 
numbers of secondary electrons may leave each point on the specimen, contrast will be 
developed because of trajectory effects, dependent on the local nature of the surface potential. 
A positive potential tends to limit the escape of secondary electrons and causes such a region
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in an linage to appear d a k  A negative pDintiil «eo(b to oriuuice wcendBy cofleotion cHsing 
bright legions in an im i^ . V o l t ^  contrast is eqiecially useful for tiie examination of 
int^frated circuits (ICs). A pvticidar aqwct of voltage contiast tiiat will be dedt with in this 
pqwr is the Phase Dependent Voltage Coirtiast (PDVC).
2. Design and ENscaaaion
Figure 1 illustiales the block diagram of the technique as outlined in a paper by Younkin (2). 
In the present paper, a detailed version of the design for (TOVC/SEM) that canbeusedfor
F ig u re  I .  P hase dependen t vo ltage con trast (P D V C )b lo d k  diagram .
w
test and evaluation of IC devices has been given. An introductory analysis of the design has 
been given by Wilkerson [3].
General considerations;
FDVOSEM operates on tite principle that the detector cuirent due to secondary electrons 
emitted from a device under test (DUT) in a SEM can be modulated by a suitable signal 
applied to the substrate of the device. This modulation signal should be a rectangular 
waveform restricted in voltage to within the supply limits of the device. The electron beam in 
the SEM may scan the device in either slow-scanor TV-scan rates and the tedmique proposed 
must provide for these modes in such a way as to give an easily inteipretatle video outpta 
signal to an external monitor. It would be desirable to make provisions for viewing either 
IBtidulaled ctf unraodutated tddeo, normd or inverse video mode, and DC or AC modulation 
to die device, it is anticipated diat video gale delay with respect to device modulation may be 
raqiiiied from time to time, md also that various ratios of modulatiim and gatings may be 
needed in order to view device perfoRnanoe to the best advantqe. Also, it would be desirable 
to provide fior a ftill range of gated cycle times. All these features have been inooipanAed 
into the design discussed in tins pqier.
The individual units erf the PDVOSEM controller are described in this suh-section.
(i) P ow er supply (Figure 2) ; The controller is designed to operate from an eKtemal 
. bipolar symmetric DC supply providing between 15 and 18 VDC against ground.
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Figure 2. PDVC/SEM controller power supply schematic.
The Unit will not operate with less than 14 V and will overheat with greater than 20 
V. Diodes D 101 and D102 preiJent damage due to reverse connections.
Master clock and range dividers (Figure 3): U201 is a dual oscillator providing an 
asymmetric rectangle at 20 MHz. One oscillator is disabled and can be used for a
F ig u r e  3 . P D V C /S E M  controller, m aster d o c k  and range dividers.
colorbuist reference at 3579.545 KHr if desired. The 20 MHz signal is divided 
and symmetrized by the flipflops of U202 to give the master clock MCK which is 
10 MHz or 5 MHz depending on the position of NORMAL/HALFRATE switch 
S201. decade dividers U203, U204 and U205 provide counting triggers
to the range clock RCK through S202. giving eight selectable cycle times. Because 
(rf the 100:1 vernier (see part Hi), these signals are hinged finran 5 KHz tolO MHz.
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(Hi) WO division timing vernier (Figure 4) : The vernier consists of cascaded decade 
dividers U301 and U302. It provides a two digit BCD timing word defined by
nCK
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Figure 4. PDVC/SEM controller, 100 division timing vernier
signals B1 through B80. The weight of each line is given by its name, viz., B20 
has weight = 20. The vernier steps on the trailing^edge of RCK and is 
synchronized by MCK.
Modulation and gate timing (Figure 5): There arc four of these units, a generic one 
of which is shown in Figure 5. Each consists of two four-bit cascaded comparators
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Figure 5. PDVCySEM controller, mod and gate timing (one of four units shown).
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output a  pulse when ever the word on B l—B80 matches the word (00- 99) set on 
the thumbwheel switch pair associated with that unit. However, unit # 4 has no 
switches, its word being fixed at 00 so that the device modulation waveform 
always comes up at the start of the cycle. Unit # 3, MOD DUTY FACTOR, sets 
the time when the modulation waveform comes back down. Unit # 1 , A GATE 
DELAY, sets the time when the A gate comes on. and Unit # 2. END A GATE sets 
the time when the A gate goes off.
Modulation and gating latch gates (Figure 6): These gates consist of four-input 
NAND gates whose outputs GLS, GLR, MLS, and MLR arc brought low by the 
word coincidences appearing on the lines TC1-TC4 respectively. These gates arc 
required for two reasons : (a) the coincidence pulses are of incorrect polarity to set 
the latches (see Figure 7); (b) set and reset signals to the latches may not appear 
simultaneously, as would be the case, e.g., if A GATE DELAY = END A GATE 
or if MOD DUTY FACTOR = 00. If it is desired to have the A gale on all the time.
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Figure 6. PDVC/SEM controller, mod and gate lalchcs-gates
set S501 to A ONLY (similarly for B on always). If only one modulation level is to 
be applied, set S502 accordingly, else place it in center position.
Modulation and gate latches and A/B gate {Figure 7) : The flipflops of U601 
control the states of the CMOS analog switch U602 and also provide the 
rectangular modulation signal to the device modulator (see Figure 8). Switch S601, 
NORM/INVERSE VIDEO, does not function like its counterpart in the SEM 
because this switch merely exchanges the roles of the A and B gates, The same
effect could have been obtained by exchanging the values erf A GATE DELAY and 
END A GATE, but using S60I is more convenient.
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Figure 7. Modulation and gate latches and A/B gate.
Figure 7 shows the arrangement for standard TV ^wsitive video. 5 MH/. 
bandwidth, and 50 ohm input impedance. The VIDEO GAIN control R601 gives a 
gain o fl to 10, but the signal at the output of U603 is limited between 0 and 5 V to 
protect U602. The A and B analog switches are in series tandem to provide about 
80 db (10,000 : 1) isolation between the channels. The differential amplifier U604 
drives the VIDEO OUTPUT at about 50 OHMS and 5 MHz bandwidth. A small 
roll off is provided to reduce switching transients.
D evice m odulator (Figure 8 ) :  The four opamps of U701 condition the TTL 
modulation signal from U601 so that it varies between two adjustable voltages in 
order to bias the device substrate properly. The control R701, P-P MOD. controls 
the peak to peak amplitude and the control R7e2, MOD LEVEL, Controls the DC 
reference level of the signal at MOD OUT. This signal can source about 10 ma at a 
500 KHz bandwidth. If necessary, video opamps can be substituted for U701 to 
improve the edge contrast on the 100 KHz range setting. U701B and U70IC 
provide upper and lower clamp levels, respectively, to protect the device under 
test. With S701 set as shown, these levels are 4.35 V and 0,65 V. Provisions are 
shown for other clamp references to be applied at J701. Additional details of ihc 
design are given in the final w port by Kadaba [4],
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Figure 9. SEM micrographs ut the oxide layei irom an aged anode foil of an electrolytic 
capacitor; (a) paftem without the PDVC anachment. (h) pattern with the PDVC attachment.
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Figure B. Device moduUior. J701 = 3 temunal jack or lenninal strip to suit.
3. Results
The test results using a JEOL Scanning Electron Microscope are shown in Figures 9(a) and 
9(b) the SEM micrographs are those of the anodic oxide layer of an aged aluminum 
electrolytic capacitor. Figure 9(a) is the pattern without interfacing the SEM with the FDVC 
controller, where as Figure 9(b) is the result of interfacing the SEM with the roVC controller 
described in detail in this paper. As can be seen the SEM micrograph with the FDVC 
attachment-Figure 9(b)-has better clarity and shows more details of the "spaghetti-like" 
tubular structure. The width of these tubular patterns is estimated to be of the order of 30 to 
80 nm.
So in conclusion, Scanning Electron Microscope images of better quality should result 
when the above design is interfaced with a suitable SEM.
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